

JPH07-38113

(19) Japan Patent Office (JP)

(12) Publication of Patent Application (A)

(11) Publication Number of Patent Application: H7-38113

(43) Date of Publication of Application: H7, February 7 (1995.2.7)

5 (51) Int. Cl.⁶ Identification Mark Office Reference Number FI

H01L 29/786

21/336

21/20

8122-4M

9056-4M

H01L 29/78 311 P

10

9056-4M

311 Y

Section showing technique

Request for Examination: Not made Number of Claims: 5 FD (Total Pages: 5)

Continued on the last page

(21) Application Number: H5-199895

15 (22) Application Date: H5, July 20 (1993.7.20)

(71) Applicant 000001443

CASIO COMPUTER CO., LTD.

2-6-1, Nishishinjuku, Shinjuku-ku, Tokyo

(72) Inventor Katsuhiko Morosawa

20

c/o Casio Computer Co., Ltd. Hachioji Laboratory

2951-5, Ishikawa-cho, Hachioji-shi, Tokyo

(74) Agent Patent Attorney Jiro Sugimura

(54) [Title of the Invention] MANUFACTURING METHOD OF THIN FILM
25 TRANSISTOR

(57) [Abstract]

[Object] To enhance membraneous quality of a poly-silicon thin film.

[Structure] An amorphous silicon thin film is formed over a top surface of a glass
substrate 1 to have a thickness that is thicker by about 100 angstrom than a thickness to
30 be designed. Then, the amorphous silicon thin film is polymerized by excimer laser

JPH07-38113

exposure to become a poly-silicon thin film 6. Then, heat treatment is conducted in a nitrogen gas atmosphere to stabilize membranous quality of the poly-silicon thin film 6 and then a natural oxidation film 8 is formed on the surface of the poly-silicon thin film 6. Then, etching is performed by dipping in 1% of fluoric acid for approximately 1
5 minute. Then, the natural oxidation film 8 is removed in several seconds, and approximately 100 angstrom of the surface layer of the poly-silicon thin film 6 is removed after this. Thus, the amorphous silicon thin film melted by laser annealing solidifies to be polymerized from the glass substrate 1 side, and if an impurity 7 existing in the amorphous silicon thin film is concentrated and remains at the surface layer of the
10 poly-silicon thin film 6, the remaining impurity 7 is removed.

[Scope of Claims]

[Claim 1] A manufacturing method of a thin film transistor, characterized in that after a semiconductor thin film formed over a substrate is annealed by a laser, a surface layer
15 of the semiconductor thin film is removed together with impurities concentrated at the surface layer.

[Claim 2] The manufacturing method of a thin film transistor as recited in Claim 1, characterized in that the semiconductor thin film is an amorphous silicon thin film before the laser annealing is conducted, and the amorphous silicon thin film is
20 polymerized by the laser annealing.

[Claim 3] The manufacturing method of a thin film transistor as recited in Claim 1, characterized in that heat treatment is conducted after the laser annealing and the surface layer of the semiconductor thin film is removed after this.

[Claim 4] The manufacturing method of a thin film transistor as recited in Claim 3,
25 characterized in that the heat treatment is conducted in a nitrogen gas atmosphere.

[Claim 5] The manufacturing method of a thin film transistor as recited in Claim 3, characterized in that the heat treatment is conducted in an oxygen gas atmosphere.

[Detailed Description of the Invention]

30 [0001]

JPH07-38113

[Industrial Field of the Invention] The present invention relates to a manufacturing method of a thin film transistor.

[0002]

[Prior Art] In a manufacturing field of a thin film transistor, there is a case that an
5 amorphous silicon thin film formed over a glass substrate is annealed by a laser to be
polymerized for obtaining a poly-silicon thin film. In this case, the amorphous silicon
thin film melted by laser annealing solidifies to be polymerized from the glass substrate
side. Further, there is a case that a poly-silicon thin film into which ions have been
10 implanted is activated by laser annealing. Also in this case, the poly-silicon thin film
melted by laser annealing solidifies from the glass substrate side.

[0003]

[Problems to be solved by the Invention] As described above, a semiconductor thin
film made of an amorphous silicon thin film or the like melted by laser annealing
solidifies from the glass substrate side. Thus, impurities existing in the semiconductor
15 thin film are concentrated at a surface layer thereof and remain. As the result thereof,
in a thin film transistor provided with a semiconductor thin film having such a structure,
there are problems in that membraneous quality of the semiconductor thin film is not
favorable, and electric characteristics such as on-current, off-current and a threshold
voltage are deteriorated. An object of this invention is to provide a manufacturing
20 method of a thin film transistor that can enhance membraneous quality of a
semiconductor thin film.

[0004]

[Means for solving the Problems] According to this invention, after a semiconductor
thin film formed over a glass substrate is annealed by a laser, a surface layer of the
25 semiconductor thin film and impurities concentrated at the surface layer are removed
together.

[0005]

[Operation] According to this invention, membraneous quality of the semiconductor
thin film can be enhanced by removing the surface layer of the semiconductor thin film
30 together with impurities concentrated at the surface layer.

JPH07-38113

[0006]

[Example] Each of FIGS. 1 to 8 shows each manufacturing step of a thin film transistor in one example of this invention. Then, a manufacturing method of a thin film transistor is described sequentially with reference to these drawings.

5 [0007] First, as shown in FIG. 1, a hydrogenated amorphous silicon thin film 2 is deposited by plasma CVD using a mixed gas of SiH_4 and H_2 over a top surface of a glass substrate 1. In this case, the film-thickness of the hydrogenated amorphous silicon thin film 2 is set somewhat thicker than a thickness to be designed. For example, if the thickness to be designed is about 500 angstrom, the film-thickness is set
10 about 600 angstrom by adding 100 angstrom. In addition, as the condition of deposition, the temperature of the glass substrate 1 is about 200 to 350 °C, preferably about 250 °C, and a mixed gas of SiH_4 of about 10 to 20 SCCM and H_2 of about ten times thereof is used. Then, the hydrogen content of the hydrogenated amorphous silicon thin film 2 is about 10 to 20 atomic%. Then, dehydrogenation treatment is
15 conducted to prevent hydrogen from boiling rapidly to cause defects when high energy is added by excimer laser exposure in a subsequent step. In this case, heat treatment is conducted for about one hour in a nitrogen gas atmosphere at a temperature of about 450 °C so that the hydrogen content is 3 atomic% or less, preferably 1 atomic% or less.

[0008] Next, as shown in FIG. 2, a photo resist film 4 is formed over a top surface of a
20 portion corresponding to a region except a source-drain formation region 3a of an amorphous silicon thin film 3 that has been dehydrogenated. Then, ions such as a phosphorus ion or a boron ion are implanted into the source/drain formation region 3a of the amorphous silicon thin film 3 using this photo resist film 4 as a mask to form an ion-implanted region 5. Thereafter, the photo resist film 4 is removed.

25 [0009] Next, as shown in FIG. 3, the amorphous silicon thin film 3 is irradiated with XeCl excimer laser with a wavelength of 308 nm, from 250 to 350 mJ/cm^2 of the energy density, and 50 ns of pulse width. The condition of irradiation is set at the substrate temperature from 200 to 400 °C and in a vacuum. Then, the amorphous silicon thin film 3 is polymerized to be a poly-silicon thin film 6 and the ion-implanted region 5 is
30 activated at the same time. In this case, when the amorphous silicon thin film 3 melted

JPH07-38113

by laser annealing solidifies from a glass substrate 1 side, an impurity 7 which exists in the amorphous silicon thin film 3 is concentrated at the surface layer of the poly-silicon thin film 6. When temperature of the glass substrate 1 is set at from 200 to 400 degrees C at this time, since a coagulation rate is to be reduced to from 60 to 30% in the case of a room temperature, much more concentration to the surface layer of an impurity can be attained with increase of the diameter of a crystal grain. In addition, of course, excimer laser other than XeCl excimer laser with a wavelength of 308 nm, such as KrF with a wavelength of 248 nm, ArF with a wavelength of 193 nm, ArCl with a wavelength of 175 nm, and XeF with a wavelength of 353 nm, may be used. Moreover, if excimer laser exposure is performed two or more times, the surface layer of an impurity can be concentrated more certainly.

[0010] Next, heat treatment is conducted at approximately 500 °C in a nitrogen gas atmosphere in order to stabilize the membraneous quality of the poly-silicon thin film 6. Then, as shown in FIG 4A, a natural oxidation film 8 is formed on a surface of the poly-silicon thin film 6. Next, etching is performed by dipping in 1% of fluoric acid for approximately 1 minute. Then, the natural oxidation film 8 is removed in several seconds, and approximately 100 angstrom of surface layer of the poly-silicon thin film 6 is removed after this. This condition is shown in FIG 4B. Thus, since approximately 100 angstrom of a surface layer of the poly-silicon thin film 6 is removed, the impurity 7 which is concentrated and remains at the surface layer of the poly-silicon thin film 6 is also removed at the same time. Furthermore, in order to stabilize the membraneous quality of the poly-silicon thin film 6, the heat treatment may be conducted at a temperature of approximately 500 to 600 °C in an oxygen gas atmosphere instead of the nitrogen gas atmosphere. In this case, since etching time can be shorter than the case of heat treatment in the nitrogen gas atmosphere, a damage given to the glass substrate 1 can be lessened. Moreover, etching may be dry etching.

[0011] Next, as shown in FIG 5, an unnecessary part of the poly-silicon thin film 6 is removed by element separation. In this condition, the center section of the poly-silicon thin film 6 is set to a channel region 6a, and those opposite sides are set to source/drain regions 6b including an activation ion-implantation region. Next, as shown in FIG. 6, a

JPH07-38113

gate insulating film 9 which is formed of a silicon oxide film and a silicon nitride film is formed over whole surface of the substrate. That is, the silicon oxide film is first deposited over whole surface of the substrate by sputtering, and subsequently, the silicon nitride film is deposited by plasma CVD using the mixed gas including SiH₄, NH₃, and N₂ on the surface of the silicon oxide film. When the silicon nitride film is deposited by plasma CVD, a temperature of the glass substrate 1 is set at approximately 250 °C, SiH₄ is set at approximately 30 SCCM, NH₃ is set at approximately 60 SCCM, N₂ is set at approximately 390 SCCM and it carries out in output power set at approximately 600 W and a pressure set at approximately 0.5 Torr in order to hydrogenate the poly-silicon thin film 6 at the same time and to reduce dangling bonds thereof. Thus, the gate insulating film 9 is deposited by plasma CVD over the poly-silicon thin film 6 and at the same time, the poly-silicon thin film 6 is hydrogenated to decrease the dangling bonds thereof. Therefore, deposition of the gate insulating film 9 and hydrogenation of the poly-silicon thin film 6 can be performed by one-time plasma CVD at the same time. Consequently, a process only for hydrogenation can be omitted, as a result, the number of manufacturing processes can be lessened. Next, a gate electrode 10 including Cr is formed at the top face of the gate insulating film 9 of the part corresponding to the channel region 6a.

[0012] Subsequently, as shown in FIG. 7, an interlayer insulating film 11 comprising a silicon nitride film is formed over the whole surface. Then, a contact hole 12 is formed in the interlayer insulating film 11 and the gate insulating film 9 of the part corresponding to the source/drain regions 6b. Then, as shown in FIG. 7, source/drain electrodes 13 made of Al to be connected to the source/drain regions 6b through the contact hole 12 are formed by patterning over a top surface of the interlayer insulating film 11. In the thusly obtained field-effect type thin film transistor, it is confirmed that electric characteristics such as on-current, off-current, and a threshold voltage are enhanced, the mobility is 80 cm²/V·sec or more, and the membraneous quality of the poly-silicon thin film 6 is extremely favorable.

[0013] Note that in the above example, dehydrogenation treatment is conducted after the hydrogenated amorphous silicon thin film 2 is deposited by plasma CVD; however,

JPH07-38113

without being limited to this, for example, an amorphous silicon thin film without containing hydrogen may be deposited by LPCVD. In this case, the temperature of the glass substrate 1 is about 500 to 600 °C when an amorphous silicon thin film without containing hydrogen is deposited by LPCVD and the energy density of the excimer laser is set at about 400 mJ/cm² for polymerization and activation. Therefore, dehydrogenation treatment is not needed in this case. However, since the temperature of the glass substrate 1 is relatively high, about 500 to 600 °C, the increase in the substrate temperature needs more time. In addition, if the temperature of the glass substrate 1 is about 600 °C, a poly-silicon thin film is directly deposited instead of an amorphous silicon thin film, and a crystal grain diameter is grown by excimer laser exposure after that; therefore, a crystal structure of the poly-silicon thin film can be enhanced.

[0014] Further, in the above example, polymerization and activation are conducted at the same time by one-time excimer laser exposure; however, they are conducted separately. The point is that impurities concentrated at the surface layer of the poly-silicon thin film can be removed by laser annealing before forming the gate insulating film 9. At this time, in the case of conducting heat treatment for stabilizing the membranous quality of the poly-silicon thin film, a natural oxidation film formed on the surface of the poly-silicon thin film is also removed.

[0015] Further, in the above example, the case where this invention is applied to a general thin film transistor having a MOS structure is described. However, this invention can be also applied to a thin film transistor having an LDD structure in which withstand voltage or the like is improved to obtain higher reliability as compared with the general thin film transistor having a MOS structure. For example, in a thin film transistor having an LDD structure shown in FIG. 9 where the same reference numbers are used for portions having the same name as those of FIG. 8, a center section of the poly-silicon thin film 6 is made as a channel region 6a, the opposite sides thereof are source/drain regions 6b having low ion concentration, and the more opposite sides thereof are source/drain regions 6c having high ion concentration. When a thin film transistor having this LDD structure is formed, low concentration of ions are implanted

JPH07-38113

in a portion for forming the source/drain regions 6b having low ion concentration and the source/drain regions 6c having high ion concentration in the state shown in FIG. 2, for example. Then, the photo resist film 4 is removed, and then a different photo resist film is formed over a top surface of a portion except the portion for forming the source/drain regions 6c having high ion concentration and high concentration of ions may be implanted into the portion for forming the source/drain regions 6c having high ion concentration using the different photo resist film as a mask.

[0016] Moreover, in the above example, the case where this invention is applied to a thin film transistor having a top gate type coplanar structure is described; however, it is clear that this invention can be applied to a thin film transistor having a stagger structure, a back gate type coplanar structure or stagger structure. In the case of a back gate type, a gate electrode and a gate insulating film are formed over a top surface of a glass substrate, an amorphous silicon thin film is deposited thereover, and the amorphous silicon thin film is polymerized to become a poly-silicon thin film. In addition, hydrogenation treatment of the poly-silicon thin film can be conducted at the same time as depositing a passivation film (an insulating film) over the poly-silicon thin film by plasma CVD.

[0017]

[Effect of the Invention] As described above, according to this invention, since a surface layer of a semiconductor thin film is removed together with impurities concentrated at the surface layer, membraneous quality of the semiconductor thin film can be enhanced and electric characteristics such as on-current, off-current, and a threshold voltage can be improved.

[Detailed description of the Drawings]

[FIG. 1] A cross-sectional view of a state where a hydrogenated amorphous silicon thin film is deposited over a top surface of a glass substrate when manufacturing a thin film transistor in one example of this invention.

[FIG. 2] A cross-sectional view of a state where ions are implanted into source/drain formation regions of an amorphous silicon thin film that has been dehydrogenated when manufacturing the thin film transistor.

JPH07-38113

[FIG. 3] A cross-sectional view of a state where an ion-implanted region is activated at the same time as polymerizing an amorphous silicon thin film by excimer laser exposure when manufacturing the thin film transistor.

5 [FIG. 4] (A) A cross-sectional view of a state where a natural oxidation film is formed on a surface of the poly-silicon thin film by heat treatment when manufacturing the thin film transistor. (B) A cross-sectional view of a state where the surface layer of the poly-silicon thin film is removed by etching when manufacturing the thin film transistor.

10 [FIG. 5] A cross-sectional view of a state where an unnecessary part of the poly-silicon thin film is removed by element separation when manufacturing the thin film transistor.

[FIG. 6] A cross-sectional view of a state where a gate insulating film and a gate electrode are formed when manufacturing the thin film transistor.

15 [FIG. 7] A cross-sectional view of a state where an interlayer insulating film and a contact hole are formed when manufacturing the thin film transistor.

[FIG. 8] A cross-sectional view of a state where source/drain electrodes are formed when manufacturing the thin film transistor.

[FIG. 9] The same cross-sectional view as that of FIG. 8, in the case where this invention is applied to a thin film transistor having an LDD structure.

20 [Description of Reference Number]

1 glass substrate

3 amorphous silicon thin film

6 poly-silicon thin film

7 impurity

25 8 natural oxidation film

continuation from the front page

(51) Int. Cl.⁶ Identification Mark Office Reference Number FI

30 H01L 21/268 Z 8617-4M

JPH07-38113

Section showing technique